A Test Planning System for Functional Validation of VHDL DSP Models

نویسنده

  • Morris Mengwei Lin
چکیده

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Multi-Language Goal-Tree Based Functional Test Planning System

This paper presents a multi-language test planning system, which is based on a goal-tree based test methodology. Multi-language support is achieved by adding a common abstraction layer on the top of different language specific details. The effectiveness of this strategy is demonstrated by using this tool for testing VHDL and SystemC models of a GSM system 1 .

متن کامل

Behavioral Modeling and Simulation of Semiconductor Devices and Circuits Using VHDL-AMS

During the past few years, a lot of work has been done on behavioral models and simulation tools. But a need for modeling strategy still remains. The VHDL-AMS language supports the description of analog electronic circuits using Ordinary Differential Algebraic Equations (ODAEs), in addition to its support for describing discrete-event systems. For VHDL-AMS to be useful to the analog design ...

متن کامل

Distributed Generation Expansion Planning Considering Load Growth Uncertainty: A Novel Multi-Period Stochastic Model

Abstract – Distributed generation (DG) technology is known as an efficient solution for applying in distribution system planning (DSP) problems. Load growth uncertainty associated with distribution network is a significant source of uncertainty which highly affects optimal management of DGs. In order to handle this problem, a novel model is proposed in this paper based on DG solution, consideri...

متن کامل

Efficient approaches to testing VHDL DSP models

Generation of test benches for large DSP behavioral models is a complicated, labor intensive task. Also, tests generated manually satisfy no formal definition of completeness. To address these needs, high level approaches to test bench development are employed which relieve the modeler of the details of this task. CASE tools are used to develop the test bench VHDL code, i.e., state machine beha...

متن کامل

A semi-formal methodology for the functional validation of an industrial DSP system

This paper describes a new methodology allowing to increase the efficiency of functional validation. The approach is based on a combination of simulation and formal techniques. It consists in first building formal models of digital hardware modules. The coverage of a test suite can then be accurately measured and new test cases are automatically generated to increase the coverage. This methodol...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998